Abstract-Automotive light-emitting-diode (LED) drivers require special design considerations, which includes voltage step-up and step-down function, high energy efficiency, and fast current reference tracking capability. Unlike the conventional efficiency improvement methods, which is based on cumbersome circuit/component optimization and/or modification for a single operating point, this paper proposes a simple approach based on topology transition which can achieve a high efficiency for a wide input voltage range. In particular, the topology of the LED driver can change between buck, boost, and buck-boost converter according to the level of the input voltage. In addition, a novel current mode controller is proposed, such that 1) compatibility to different topologies, 2) seamless topology transition, and 3) fast current reference tracking can be concurrently achieved. The feasibilities of the proposed topology transition method and its control has been experimentally verified through a four-switch buck-boost converter prototype with 7-45 V input, 25 V/1 A LED strings output. It is shown that there is more than 5% efficiency improvement as compared to the conventional four-switch buck-boost converter. Full range (0%-100%) and precise (1% dimming precision) pulse-width-modulated dimming has also been demonstrated.
automotive lighting industry due to their high power efficiency, compact size, long lifetime, and flexible manipulation for various shapes [1] [2] [3] [4] .
Besides high power density, high energy efficiency, low cost, current sharing, and high reliability, which are typically needed for general lighting applications [5] [6] [7] , the design of an automotive LED driver requires several special design considerations.
1) The LED driver must have both voltage step-up and stepdown capability [8] . This is because the input voltage of an automotive LED driver frequently varies within a wide range while the output voltage is relatively constant, despite the change of the LED current. It has been reported that the voltage of a vehicle supply line to which an LED driver is connected usually varies from 18 to 32 V for a typical 24 V system during normal driving of the vehicle. When the vehicle undergoes transient disturbances, such as a sudden stop/start, cold crank, and unclamped load dump, the input voltage of the LED driver can fluctuate even more dramatically [2] . 2) The LED driver must achieve high energy efficiency. This is helpful not only to reserve energy usage but also to relief the thermal stress on the LED devices (which directly leads to prolonged operating lifetime and a reduced maintenance cost of the automotive lighting system).
3) The LED driver should have fast output current regulation capability, which is necessary both for safety (e.g., the tail lights should be instantly turned on when the vehicle brakes) and dimming (e.g., in performing pulse-widthmodulated (PWM) dimming, the LED current should be turned ON/OFF with minimum delay [10] [11] [12] ) considerations. Conventionally, the first two challenges are addressed by selecting a proper circuit topology and then its efficiency is optimized from the circuit and/or component point of view. For instance, a noninverting four-switch buck-boost converter (as shown in Fig. 1 ) can be chosen due to its inherent features such as positive output voltage (hence simplify the control logic circuits design), minimum passive component count (thus improves the power density), low-voltage stress across the power devices, and lower system order (thus easier controller design) as opposed to a Cuk and a SEPIC converter [10] , [13] [14] [15] [16] . Optimal efficiency is then obtained through careful selection, design, and layout of the passive/active components of the LED driver, and/or modification of the original circuit in order to achieve soft-switching operation [11] , [17] . With these solutions, however, an optimum efficiency can only be achieved at a certain operating point (e.g., rated input/output voltage). Further improvement of the energy efficiency for a wide input voltage range is difficult. Specifically, when high step-up or step-down conversion ratio is needed, the currents in the switches will be significantly increasing, which inevitably lead to an overall reduction of the system efficiency.
The third challenge is not well addressed in the prior arts. Typically, existing work focuses on fast output voltage regulation other than output current regulation. This might lead to substantial current overshoot/undershoot during PWM dimming since LEDs are sensitive to its driving voltage. To avoid undesirable transient current in the LEDs, a linear current regulator in series with the LED load are typically employed [18] [19] [20] [21] . Another method is to intentionally increase the output capacitance of the LED driver to mitigate the output voltage variation. Nonetheless, due to the resulted slow system dynamics, the output current of the LED driver will have a slow slew rate, which directly limits the dimming frequency and dimming precision [22] , [23] .
In this paper, a method for improving system efficiency through topology transition is proposed. A four-switch buckboost converter can be configured as a buck, boost, and buckboost converter based on the level of the input voltage. With this proposal, the number of the active switches involved is reduced during high step-up or step-down conversion operations and thus the overall power losses can be reduced throughout the whole input voltage range. To facilitate the topology transition and to address the fast current regulation challenge, a novel topology-transition controller based on a unique digital adaptive constant on-time control is proposed. As will be shown, the proposed controller naturally supports accurate steady-state current regulation for all the three topologies. Moreover, due to its fast current reference tracking capability, the controller enables PWM dimming easily without the addition of lossy linear current regulators and/or large output capacitors. Experimental results from a 30 W laboratory prototype are given to demonstrate the validity and features of the proposed topology change operation and the proposed control.
II. FEASIBILITIES OF TOPOLOGY TRANSITION FOR EFFICIENCY IMPROVEMENT
A four-switch buck-boost converter (as shown in Fig. 1 ) is simply a cascaded formulation of a buck and a boost converter, where Q 1 and Q S R1 formulate a buck cell, Q 2 and Q S R2 formulate the boost cell. Therefore, a four-switch buck-boost converter has exactly the same function of both voltage step-up and step-down as the traditional single-switch buck-boost converter.
Unlike most single-switch buck-boost-type converters, however, a four-switch buck-boost converter offers the possibility to flexibly change its topology which is helpful to achieve efficiency improvement for a wide input voltage range. The reason can be explained as follows.
Denote the duty ratios of Q 1 and Q 2 as d 1 and d 2 , respectively, and assume that the switches within a cell are switching complementarily. Based on Fig. 1 , the average voltages at the switching nodes SW_L and SW_R over one switching period T s are therefore
where V IN and V o are the input voltage and output voltage, respectively. Additionally, according to the voltage-second principle, one yields
Solutions of (1)- (3) lead to
Equation (4) indicates that V o can be controlled by two individual control inputs, that is, d 1 and d 2 , which means that there are two degrees of freedom for controlling the converters. This is in contrast to all the single-switch converters, where V o can only be regulated by a single control input (which is the duty cycle of that switch).
With the enhanced control freedom, it is possible to change the topology of the four-switch buck-boost converter while still achieve output voltage regulation. For instance, if d 2 = 0, which means that Q 2 is always OFF, and Q S R2 is always ON, then the converter operates as a buck converter [see Fig. 2(a) ]. Equation (4) reduces to
If d 1 = 1, which means that Q 1 is always ON, and Q 2 is always off, the converter operations as a boost converter [see Fig. 2 (b). Equation (4) then becomes
If d 1 = 1 and d 2 = 0, then the converter is a conventional four-switch buck-boost converter [see Fig. 2(c) ].
Note that the number of active switches involved during the buck mode and the boost mode of operation is three. In particular, only two out of the three active switches are switching at high frequency, while the third switch is always ON. This is in contrast to the conventional operation mode of a fourswitch buck-boost converter [see Fig. 2(c) ], where all of the four switches are switching at high frequency. Intuitively, if the topology can change according to the level of the input voltage, that is, in the buck mode when V IN is relatively high, in the boost mode when V IN is low, and in the buck-boost mode when V IN is close to V o , then the overall system efficiency can be improved due to the reduced switching losses and conduction losses.
On the other hand, by employing the topology change scheme, the inductor core loss can also be reduced as compared to that in the conventional buck-boost-type converter (including singleswitch buck-boost, SEPIC, and Cuk). The reason is that the inductor in a buck-boost converter always processes (stores and releases) all the input power per switching cycle, where it only processes partial power in a buck and a boost converter.
The feasibility of energy efficiency improvement with topology transition is evaluated in Fig. 3 , where energy efficiencies for the buck, the buck-boost, and the boost mode of operation are compared (with V O = 25 V and I LED = 1 A). These curves are obtained from a laboratory prototype with a specification listed in Table I . It is clear that the buck-boost mode of operation has a much lower efficiency performance as compared to that of the buck and boost mode. In particular, at low V IN range (e.g., below 25 V), there is at least 2% improvement in the energy efficiency, while at high V IN range (e.g., higher than 25 V), there is more than 5% improvement. Based on the above discussion, it can be concluded that energy efficiency improvement for a wide input voltage range through the change of the topology is feasible.
III. TOPOLOGY-TRANSITION CONTROL

A. Control Architecture of the Proposed Topology-Transition Control
To achieve the goal of energy efficiency improvement through the proposed topology-transition process, the system controller should support 1) the three modes of operation simultaneously at the steady state, and 2) smooth transition between different modes during the transient of input voltage change. In addition, 3) the controller should have fast current regulation capability for the purpose mentioned in the introduction section (e.g., PWM dimming). Fig. 4 (a) illustrates the overall control architecture of the proposed topology-transition controller which consists of three major control blocks. 1) Mode detection and PWM generation block: This block determines the operating mode of the system (and hence the topology to be selected) and generates proper gate drive signals for the active switches Q 1 , Q S R1 , Q 2 , and Q S R2 . In particular, the gate signals are generated with an adaptive ON-time such that the steady-state switching frequency of the system is constant despite the operating mode. Detailed operating principles of this block will be explained below in this and the following sections. 2) SET generation block: This block enables a fast and preliminary reference tracking of the reference signal I REF with the feedback signal I FB (i.e., the sensed LED current). A SET signal which will be used to initiate the adaptive constant ON-time control in block 1) is generated. To enhance the stability of the inner current control loop, an internal slope compensation circuit producing a ramp signal V RAMP is also augmented. current control block to track. Modification of I REF is needed due to the slight dc offset introduced in block 1) and block 3), as will be explained in detail in IV-B. Fig. 4(b) illustrates the detailed control logic for block 1). The block has three inputs (SET, V IN , and V o ) and two outputs (PWM1 and PWM2). In particular, the SET signal triggers the one shot module; the level of V IN instantaneously determines the operating mode of the system (for instance, for V IN < 20 V, then operating in the boost mode, and for V IN > 28 V, then in the buck mode); finally, the operating mode, V IN and V o signal determine the ON-time T ON of the one shot module based on which the gate signals for the four active switches are generated. The process repeats whenever a new SET signal arrives.
B. Steady-State Analysis
In this section, V RAMP is assumed zero to simplify the analysis. With reference to Fig. 4(a) , we have I REF = I REF + I DC OFFSET , where I DC OFFSET is a compensation signal for eliminating the steady-state reference-tracking error as will be discussed below. In addition, both I FB and the high-side switch Q S R2 current (I HS ) are sensed and summed up formulating a new feedback signal I FB . The incorporation of I HS essentially introduces nonlinear current information into I FB which enables fast output current tracking capability of the system, regardless of the operating mode.
1) Buck Mode of Operation: Fig. 5 shows the steadystate waveforms of the system in the buck mode of operation (with PWM2 signal set to zero). Here, I FB is assumed constant (the small switching ripple is neglected here), and I HS (and hence I FB ) has a triangular waveform since I HS equals the inductor current. Each switching cycle is activated by the SET signal from the output of the fast comparator COMP [see Fig. 4 (a)] in block 2) whenever I FB falls below I REF . PWM1 signal is generated by the one shot module in block 1) and remains at high level until a period of T on . Unlike the conventional constant-ON-time control, which has a fixed and preset value of T ON , here T ON is adaptively updated according to (7) in order to ensure a relatively fixed switching frequency 1/T s , despite the change of V IN (and hence the name adaptive constant-ON-time control). It should be noted that T ON is updated on a cycleby-cycle manner with the sensed V o and V IN information, as described in Fig. 4(b) . As a result, the proposed control enjoys both 1) fast time response as that of the conventional constant-ON-time control and 2) fixed switching frequency at the steady state
Based on Fig. 5 2) Boost Mode of Operation: Similar to the buck mode of operation, the controller can also achieve fast and accurate reference tracking in the boost mode of operation (with PWM1 signal set to high). The detailed operating waveforms are shown in Fig. 6 . Again, each switching cycle is activated by the SET signal, and PWM2 is turned OFF after T ON , where It can be easily verified by analyzing Fig. 6 that (8) still holds in the boost mode of operation. Therefore, a dc offset exists between I REF and I FB . Similar to the buck mode of operation, block 3) can precisely predict I DC OFFSET in a closed loop such that the steady-state current tracking error is zero.
3) Buck-Boost Mode of Operation: Finally, the steady-state operating waveforms for the buck-boost operation is shown in Fig. 7 . Since there are two degrees of freedom of designing d 1 and d 2 , the on-time for either PWM1 or PWM2 can be first predetermined to a certain value, and then the on-time for PWM2 or PWM1 can be determined in order to achieve a switching frequency of T s . For instance, if the on-time for PWM1 is manually selected as T 1 , then T ON for PWM2 can be determined as
Based on Fig. 7 , one can see that (8) still holds in the buckboost mode of operation.
It can be seen from the above analysis that the incorporation of the switch current signal I HS into I FB introduces an extra downslope in the final feedback signal I FB regardless of the 
C. Transient-State Analysis
As illustrated in Section III-B, the introduction of the switch current I HS actually regulates I FB and I FB in a cycle-by-cycle manner. Similar to the conventional current mode control, fast reference tracking can be easily obtained. This feature can be qualitatively described in Fig. 8(a) , where the topology is operating in the buck mode.
Before the step change of the current reference command at t 1 , PWM1 is OFF and I FB is linearly decreasing with a slope of −V LED /L. At t 1 when I REF undergoes a step-up change (with an incremental value larger than ΔI L ), I FB is immediately smaller than I REF , and a SET signal is triggered, which further turns ON PWM1. The inductor current thus increases almost at the same time of the step-up change of the I REF command for another period of T ON (till t 4 ) and then decreases again. When I FB is again lower than the new reference command at t 4 and another SET signal is triggered, the new steady state has been reached. It is clear from the above discussions that it takes merely two switching action to track the current references changes. Similarly, when the incremental change of I REF is smaller than ΔI L , converter always reaches the new current reference in one switching cycle [see Fig. 8(b) ]. A more general and precise small-signal model of buck, boost, and buck-boost converter with constant-ON time control can be found in [22] and [23] .
In addition to reference tracking, seamless topology transition between buck, buck-boost, and boost is also possible with the proposed current controller. Fig. 9 illustrates the operating waveforms when the system transits from buck mode into buck-boost mode of operation as V IN increases. Similar operating waveforms apply also to the cases when the system transits from buck-boost to boost and vice versa.
IV. DESIGN CONSIDERATIONS
A. Stability Improvement
The discussions in Section III are only eligible when the amplitude of the I HS downslope is dominating the ripple portion of I FB , that is, ΔI L is sufficiently larger than the current ripples of I FB . At light load condition, when ΔI L is very low, the current ripples of I FB is more dominant, and the system is becoming unstable (as shown in Fig. 10 ). This is in part because the level of I FB at light load condition is also low which is susceptible to external noise disturbances. On the other hand, I FB is generally proportional to V LED , and thus the closedloop control system shifts from a quasi-first-order system into a quasi-second-order system (smaller phase margin) as voltage mode control [24] .
To ensure stable operation at light load condition, the proposed controller adds internal slope compensation function in control block 2) as Fig. 4 shows. The concept is to emulate the effect of the inductor current ripple which effectively turns the control system into a virtual current feedback system. A detailed discussion and design of the external slope compensator is discussed in [24] which is out of the scope of this paper. Fig. 11 illustrates the operating waveforms during a light load condition in the boost mode of operation. Due to the small current ripple in the inductor, the sum of I FB and I HS only has a small ripple dominated by the dynamics of I FB . The ramp signal V RAMP which is a virtual current is then added. It can be easily verified that the resulted relationship between I FB and I REF is similar to that shown in (8) and hence I FB can be regulated in the same manner.
The detailed implementation and generation of the V RAMP signal is illustrated in Fig. 4 . To achieve small PWM jitter and low cost, an analog circuit is used for the implementation of internal slope compensation instead of a digital-controlled DAC.
B. Steady-State Error Elimination
As discussed in Sections III-B and IV-A, due to the proposed topology-transition control scheme and the internal compensation, there is still some DC offset between I FB and I REF .
To solve this issue, a simple digital PI compensation loop can be incorporated to remove any steady-state residual dc offset as shown in Fig. 4 . As is shown, the feedback signal I FB is first filtered by an analog low power filter (LPF) The objective of the LPF is to extract the averaged LED current and reduce the ripple of I FB to improve the performance of the digital PI. To effectively suppress the switching ripple, the cut-off frequency of the LPF is designed to be one-tenth of the switching frequency, that is, 50 kHz. One ADC then converts the filtered I FB into a digital signal I FB SENSE [n], which is fed back and compared to I REF [n] and the difference is error [n]. A digital proportionalintegral (PI) compensator which has an infinite gain at dc is used to force the steady-state error [n] to be zero. The output of the PI compensator V TRIM REF [n] then formulates the true reference signal for the control block 2) in order to compensate the dc offset. Note that the introduction of the PI compensation loop will not deteriorate the stability of the overall loop due to the inner ramp compensation in the control block 3). Therefore, a PI compensator with bandwidth high enough but sufficient lower than switching frequency can be selected in order to achieve fast dc error elimination.
C. Change Point Selection for Mode Transition
When designing the change points for topology transition, there are two major considerations: 1) the efficiency improvement range, and 2) the duty cycle range of Q1 in the boost mode before entering the buck-boost mode and the duty cycle range of Q2 in the buck mode before entering the buck-boost mode. In particular, the efficiency improvement range refers to the input voltage range, where the efficiency of buck and boost mode are higher than the buck-boost mode. Additionally, the duty cycle range for Q1 and Q2 in the buck and boost mode, respectively, should lie within a certain range (e.g., 10% to 90%) to ensure accurate digital implementation and secure system operation. Fig. 12 illustrates the measured energy efficiency improvement curve and the calculated duty cycle curves versus V IN . It can be seen that throughout the whole operating range of V IN , the energy efficiency is always improved, while the duty cycle curves intersect with the d MIN (10%) and d MAX (90%) line, respectively, at 22.5 and 27.8 V. Therefore, the change point for the buck transferred to the buck-boost can be selected at 22 V, while the change point for the buck-boost transferred to the buck mode is selected at 28 V.
V. EXPERIMENTAL VERIFICATIONS
To verify the effectiveness of the proposed control scheme, a 7-45 V input, 25 V/1 A LED strings output prototype is fabricated in the laboratory, as shown in Fig. 13 . The prototype consists of three PCB boards, namely, a field-programmable gate array (FPGA) control board [for implementing all the digital control part in Fig. 4(a) ], a power stage and signal processing board (e.g., the four-switch buck-boost converter, the internal slope compensation, the generation of the SET signal, and the mode selection logic, etc.), and finally a LED board consisting of eight CREE XLamp XM-L LEDs in series. It should be noted that the sizes of the FPGA board and the signal processing part of the second board can be much reduced as they can be easily fabricated into a mixed-signal integrated controller (which is not shown here to prove the concept). Therefore, the overall system is expected to have a compact size. The detailed parameters of the prototype are listed as shown in Table I When the input voltage is 12 V [see Fig. 14(a) ], the proposed digital controlled buck-boost converter operates at the boost mode, with the boost cell operating at exactly 500 kHz, and the buck cell's high side switch Q 1 ON. Similarly, when the input voltage is 24 V [see Fig. 14(b) ], the four-switch buck-boost converter is operating in the buck-boost mode, with both the buck and boost cells operating at 500 kHz. Finally, when the input voltage is 45 V [see Fig. 14(c) ], the converter operates in the buck mode, the buck cell is still operating at 500 kHz, with the boost cell synchronous rectifier is ON. The above results show that the proposed controller supports all the three mode of operation. period among buck mode, buck-boost mode, and boost mode. Due to the robustness and fast reference tracking capability of the proposed topology-transition controller, there is no overshoot/undershoot in the inductor current. Importantly, the output LED current is almost constant and disturbance-free before, during, and after the transient. Therefore, seamless topology transition between buck, boost, and buck-boost mode has been demonstrated with the proposed control. Fig. 16 , there is a drop of energy efficiency when the converter transits to the buck-boost mode from buck and boost mode of operation. The drop of efficiency is due to the operation in the buck-boost mode where all the four active switches are ON, which is expected according to Fig. 3 . Fortunately, the input voltage range for the buckboost mode is limited. The proposal can effectively improve the energy efficiency performance in the sense of a wide-inputvoltage-range operation. Throughout the whole input voltage range, an efficiency higher than 82% has been achieved.
B. Dynamic Waveforms During Topology Transition
C. Efficiency Performance
D. PWM Dimming Performance
In LED lighting applications, it is highly desirable to achieve precise and full-range dimming control of the LED current. In particular, precise dimming means that the average LED current (over one dimming period) can be precisely and linearly controlled by the dimming duty cycle D DIM , while full-range dimming means that the average LED current can be adjusted from 0% to 100%. PWM dimming method can easily achieve precise and full-range PWM dimming as compared to conventional analog dimming, provided that the LED current can be turned ON/OFF with minimum rising/falling time [24] . One popular method to implement PWM dimming is to periodically change the output current reference from a high level (e.g., 1 A) to a low level (i.e., 0 A) at a fixed frequency (which is the dimming frequency). By changing the duty ratio of the high-level period over the dimming period, the averaged LED current can be precisely controlled. With the fast reference tracking capability, the converter achieves full range (0% to 100%) and precise dimming (i.e., 1% dimming precision) easily. The transition from dimming OFF condition to ON condition is also shown in Fig. 17(d) . It is evident that the transition is fast and it takes no more than two switching action to track the current references changes without any current spike. Finally, Fig. 18 illustrates the PWM dimming curve at different input voltages. It can be seen that precise dimming performance has been achieved at all input voltage levels.
VI. CONCLUSION
In this paper, a novel topology-transition controller was proposed. It can change the circuit topology according to the level of the input voltage. This leads to a significant efficiency improvement for a wide input voltage range by more than 5%, as compared to the conventional four-switch buck-boost converter without topology transition control. In addition, the controller achieves superior and robust dynamic performance. Fast reference tracking is obtainable through a single set of controller. With the proposed control, full range and high-precision PWM dimming can be easily performed.
